#4

And Attorney Docket No. 95-553-US

hereby certify that this paper is being deposited as first class mail with the United States Postal Service and a property of Patents and Trademarks, Washington, D.C. 2023, on April 4, 1996

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Title of the Invention:

PROBE CARD ASSEMBLY AND KIT, AND METHODS OF USING SAME

Inventors: ELDRIDGE, et al.

Filing Date: 11/9/95

<u>Serial Number:</u> 08/554,902

SUPPLEMENTAL INFORMATION DISCLOSURE CITATION

(Substitute PTO-1449)

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION is being submitted prior to an action on the merits.

NO FEE IS REQUIRED.

Charge any shortfall to Dep. Acct. 12-1445.

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION (2) is being provided in addition to:

- (1) INFORMATION DISCLOSURE CITATION, filed $\frac{4}{4}/96$
- (3) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96
- (4) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96

Although not required, TITLES for the patent references are provided herewith, as an aid to the examiner.

Copies of these references may be found in the file of commonly-owned, copending U.S. Patent Application No. 08/340,144 and, although NOT provided herewith, will be supplied upon request of the examiner.

U.S. Patent References

5,414,298 Grube, et al.; 5/95 SEMICONDUCTOR CHIP ASSEMBLIES AND COMPONENTS WITH PRESSURE CONTACT	<u>257/690</u>
5,398,863 Grube, et al.; 3/95 SHAPED LEAD STRUCTURE AND METHOD	228/106
5,390,844 <u>Distefano, et al.; 2/95</u> SEMICONDUCTOR INNER LEAD BONDING TOOL	228/120.21
5,367,764 <u>DiStefano, et al.; 11/94</u> METHOD OF MAKING A MULTI-LAYER CIRCUIT ASSE	<u>29/830</u> MBLY
5,347,159 Khandros, et al.; 9/94 SEMICONDUCTOR CHIP ASSEMBLIES WITH FACE-UP M SURFACE CONNECTION TO SUBSTRATE	257/692 OUNTING AND REAR-
5,346,861 Khandros, et al.; 9/94 SEMICONDUCTOR CHIP ASSEMBLIES AND METHODS OF	437/209 F MAKING SAME
5,282,312 <u>DiStefano, et al.; 2/94</u> MULTI-LAYER CIRCUIT CONSTRUCTION METHODS WI FEATURES	29/830 TTH CUSTOMIZATION
5,258,330 Khandros, et al.; 11/93 SEMICONDUCTOR CHIP ASSEMBLIES WITH FAN-IN LI	<u>437/209</u> EADS
5,173,055 Grabbe; 12/92 AREA ARRAY CONNECTOR	439/66
5,152,695 Grabbe, et al.; 10/92 SURFACE MOUNT ELECTRICAL CONNECTOR	439/71
5,148,266 Khandros, et al.; 9/92 SEMICONDUCTOR CHIP ASSEMBLIES HAVING INTERPOSER AND FLEXIBLE LEAD	<u>357/80</u>
5,148,265 Khandros, et al.; 9/92 SEMICONDUCTOR CHIP ASSEMBLIES WITH FAN-IN LI	<u>357/80</u> EADS
5,131,852 Grabbe, et al.; 7/92 ELECTRICAL SOCKET	439/71
5,047,830 Grabbe; 9/91 FIELD EMITTER ARRAY INTEGRATED CIRCUIT CHIP INTERCONNECTION	<u>357/68</u>
4,954,878 Fox, et al.; 9/90 METHOD OF PACKAGING AND POWERING INTEGRATED CIRCUIT CHIPS AND THE CHIP ASSEMBLY FORMED	

4,926,241 Carey: 5/90 FLIP SUBSTRATE FOR CHIP MOUNT 357/75

4,924,353 Patraw; 5/90 361/400 CONNECTOR SYSTEM FOR COUPLING TO AN INTEGRATED CIRCUIT CHIP

4,902,606 Patraw; 2/90 430/314 COMPRESSIVE PEDESTAL FOR MICROMINIATURE CONNECTIONS

4,716,049 Patraw; 12/87 427/96 COMPRESSIVE PEDESTAL FOR MICROMINIATURE CONNECTIONS

<u>4,695,870</u> Patraw; 9/87 357/74 INVERTED CHIP CARRIER

4,628,406 Smith, et al.; 12/86 361/386 METHOD OF PACKAGING INTEGRATED CIRCUIT CHIPS, AND INTEGRATED CIRCUIT PACKAGE

4,074,342 Honn, et al.; 2/78 361/411 ELECTRICAL PACKAGE FOR LSI DEVICES AND ASSEMBLY PROCESS THEREFOR

For the Applicant

Gerald E. Linden 30,282

(407) 382-7966

SIX.ID2

MOS

#4 6/26/96 M/

worney Docket No. 95-553-US

hereby certify that this paper is being deposited as first class mail with the United States Postal Service and an animal state of Patents and Trademarks, Washington, D.C. 02318-401 April 4, 1996

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Title of the Invention:

PROBE CARD ASSEMBLY AND KIT, AND METHODS OF USING SAME

Inventors: ELDRIDGE, et al.

Filing Date: 11/9/95

Serial Number: 08/554,902

FAX COPY RECEIVED APR 1 7 1996 GROUP 3200

INFORMATION DISCLOSURE CITATION

(Substitute PTO-1449)

This INFORMATION DISCLOSURE CITATION is being submitted prior to an action on the merits.

NO FEE IS REQUIRED.

Charge any shortfall and credit any overage to Dep. Acct. 12-1445

This INFORMATION DISCLOSURE CITATION corresponds to an information disclosure citation filed in commonly-owned, copending U.S. Patent Application No. 08/340,144. Copies of the references cited herein can be found in the file of that application, but will be supplied upon request of the examiner.

Although not required, TITLES for the patent references are provided herewith, as an aid to the examiner.

It would appear that the most relevant ones of the references cited herein are those having the term "probe" or "test" in their title. For example, the following (from the lists at page 3, et seq., below):

ELASTOMERIC CONNECTOR FOR MCM AND TEST APPLICATIONS, Walker et al., ICEMM Proceedings, 1993, pp. 341-346.

5,147,084 Behun, et al.; 9/92 228/56.3 INTERCONNECTION STRUCTURE AND TEST METHOD

5,123,850 Elder, et al,; 6/92 439/67
NON-DESTRUCTIVE BURN-IN TEST SOCKET FOR INTEGRATED CIRCUIT DIE

4,975,079 Beaman, et al.; 12/90 439/482 CONNECTOR ASSEMBLY FOR CHIP TESTING

4,783,719 Jamison, et al.; 11/88 361/398
TEST CONNECTOR FOR ELECTRICAL DEVICES

4,312,117 Robillard, et al.; 1/82 29/589
INTEGRATED TEST AND ASSEMBLY DEVICE

LIST-1

U.S. Patent References

5,386,344 Beaman, et al.; 1/95 361/785 FLEX CIRCUIT CARD ELASTOMERIC CABLE CONNECTOR ASSEMBLY

5,366,380 Reymond; 11/94 439/66

SPRING BIASED TAPERED CONTACT ELEMENTS FOR ELECTRICAL CONNECTORS AND INTEGRATED CIRCUIT PACKAGES

5,317,479 Pai, et al.; 5/94; 361/773 PLATED COMPLIANT LEAD

<u>5,299,939</u> <u>Walker, et al.; 4/94</u> <u>439/74</u> SPRING ARRAY CONNECTOR

5,189,507 Carlomagno, et al.; 2/93 257/777
INTERCONNECTION OF ELECTRONIC COMPONENTS

5,130,779 Agarwala, et al.; 7/92 357/67 SOLDER MASS HAVING CONDUCTIVE ENCAPSULATING ARRANGEMENT

5,110,032 Akiyama, et al.; 5/92 228/102 METHOD AND APPARATUS FOR WIRE BONDING

5,095,187 Gliga; 3/92 219/68
WEAKENING WIRE SUPPLIED THROUGH A WIRE BONDER

5,086,337 Noro, et al.; 2/92 357/79 CONNECTING STRUCTURE OF ELECTRONIC PART AND ELECTRONIC DEVICE USING THE STRUCTURE

5,067,007 Kanji, et al.; 11/91; 357/74 SEMICONDUCTOR DEVICE HAVING LEADS FOR MOUNTING TO A SURFACE OF A PRINTED CIRCUIT BOARD

5,014,111 Tsuda, et al.; 5/91 357/68
ELECTRICAL CONTACT BUMP AND A PACKAGE PROVIDED WITH THE SAME

4,989,069 Hawkins; 1/91 357/74
SEMICONDUCTOR PACKAGE HAVING LEADS THAT BREAK-AWAY FROM SUPPORTS

4,955,523 Calomagno, et al.; 9/90 228/179
INTERCONNECTION OF ELECTRONIC COMPONENTS

4,914,814 Behun, et al.; 4/90 29/843 PROCESS OF FABRICATING A CIRCUIT PACKAGE

4,893,172 <u>Matsumoto, et al.; 1/90</u> <u>357/79</u> CONNECTING STRUCTURE FOR ELECTRONIC PART AND METHOD OF MANUFACTURING THE SAME

4,860,433 Miura; 8/89 29/605 METHOD OF MANUFACTURING AN INDUCTANCE ELEMENT

4,821,148 Kobayashi, et al.; 4/89 361/392
RESIN PACKAGED SEMICONDUCTOR DEVICE HAVING A PROTECTIVE LAYER
MADE OF A METAL-ORGANIC MATTER COMPOUND

4,793,814 Zifcak, et al.; 12/88 439/66 ELECTRICAL CIRCUIT BOARD INTERCONNECT

4,777,564 Derfiny, et al.; 10/88 361/405 LEADFORM FOR USE WITH SURFACE MOUNTED

4,764,848 Simpson; 8/88; 361/408 SURFACE MOUNTED ARRAY STRAIN RELIEF DEVICE

<u>4,705,205</u> <u>Allen, et al.; 11/87</u> <u>228/180.2</u> CHIP CARRIER MOUNTING DEVICE

4,667,219 Lee, et al; 5/87 357/68 SEMICONDUCTOR CHIP INTERFACE

4,642,889 Grabbe; 2/87 29/840
COMPLIANT INTERCONNECTION AND METHOD THEREFOR

4,532,152 <u>Elarde; 7/85</u> <u>427/96</u> FABRICATION OF A PRINTED CIRCUIT BOARD WITH METAL-FILLED CHANNELS

4,418,857 Ainslie, et al.; 12/83 228/124
HIGH MELTING POINT PROCESS FOR AU:SN:80:20 BRAZING ALLOY FOR CHIP CARRIERS

4,330,165 Sado; 5/82 339/59
PRESS-CONTACT TYPE INTERCONNECTORS

4,295,700 Sado; 10/81 3 3 9 / 6 1 M
INTERCONNECTORS

4,067,104 Tracy; 1/78 29/626
METHOD OF FABRICATING AN ARRAY OF FLEXIBLE METALLIC INTERCONNECTS FOR COUPLING MICROELECTRONICS COMPONENTS

3,795,037 <u>Luttmer; 3/74</u> <u>29/628</u> ELECTRICAL CONNECTOR DEVICES

3,616,532 Beck; 11/71 174/68.5
MULTILAYER PRINTED CIRCUIT ELECTRICAL INTERCONNECTION DEVICE

3,509,270 <u>Dube, et al.; 4/70</u> <u>29/625</u> INTERCONNECTION FOR PRINTED CIRCUITS AND METHOD OF MAKING SAME

3,460,238 Christy, et al.; 8/69 227/111
WIRE SEVERING IN WIRE BONDING MACHINES

3,373,481 Lins, et al.; 3/68 29/471.3

METHOD OF ELECTRICALLY INTERCONNECTING CONDUCTORS

Non-Patent References:

<u>ELASTOMERIC CONNECTOR FOR MCM AND TEST APPLICATIONS</u>, Walker et al., ICEMM Proceedings, 1993, pp. 341-346.

Electronic Materials and Processes Handbook, Harper and Sampson, Second Edition, McGraw Hill, Inc., 1993, pp. 5.1 - 5.69.

<u>NEY CONTACT MANUAL</u>, Electrical Contacts for Low Energy Uses, Kenneth E. Pitney, January, 1973.

<u>Nickel Plating</u>, by Robert Brugger, Robert Draper Ltd. (UK), 1970.

<u>Printed Circuits in Space Technology</u>, Albert E. Linden, Prentice-Hall, Inc., 1962.

<u>Properties of Electrodeposited Metals and Alloys</u>, by William Safrenek.

No copy of this reference is available.

LIST-2

U.S. Patent References

- 5,347,162 Pasch; 9/94 257/773
 PREFORMED PLANAR STRUCTURES EMPLOYING EMBEDDED CONDUCTORS
- 5,337,475 Aoude, et al.; 8/94 29/852
 PROCESS FOR PRODUCING CERAMIC CIRCUIT STRUCTURES HAVING CONDUCTIVE VIAS
- 5,326,643 Adamopoulos, et al.; 7/94 428/472.2 ADHESIVE LAYER IN MULTI-LEVEL PACKAGING AND ORGANIC MATERIALS AS A METAL DIFFUSION BARRIER
- 5,316,204 Takehashi, et al.; 5/94 228/179.1
 METHOD FOR BONDING LEAD WITH ELECTRODE OF ELECTRONIC DEVICE
- 5,313,368 Volz, et al.; 5/94 361/774
 ELECTRICAL CONNECTIONS BETWEEN PRINTED CIRCUIT BOARDS AND INTEGRATED CIRCUITS SURFACE MOUNTED THEREON
- <u>5,299,939</u> <u>Walker, et al.; 4/94</u> <u>439/74</u> SPRING ARRAY CONNECTOR
- 5,294,039 Pai, et al.; 3/94 228/180.22 PLATED COMPLIANT LEAD
- 5,288,007 Interrante, et al.; 2/94 228/119
 APPARATUS AND METHODS FOR MAKING SIMULTANEOUS ELECTRICAL CONNECTIONS
- 5,285,949 Oikawa, et al.; 2/94 228/179.1
 WIRE-BONDING METHOD, WIRE-BONDING APPARATUS, AND SEMICONDUCTOR
 DEVICE PRODUCED BY THE WIRE-BONDING METHOD
- 5,283,104 Aoude, et al.; 2/94 428/195
 VIA PASTE COMPOSITIONS AND USE THEREOF TO FORM CONDUCTIVE VIAS
 IN CIRCUITIZED CERAMIC SUBSTRATES
- 5,263,246 Aoki; 11/93 29/843 BUMP FORMING METHOD
- 5,246,159 <u>Kitamura; 9/93</u> <u>228/179</u>
 METHOD FOR FORMING A BUMP BY BONDING A BALL ON AN ELECTRODE
 OF AN ELECTRONIC DEVICE AND APPARATUS FOR FORMING THE SAME
- 5,239,447 Cotues, et al.; 8/93 361/744 STEPPED ELECTRONIC DEVICE PACKAGE

5,221,815 Bostock, et al.; 6/93 HEAT RECOVERABLE SOLDERING DEVICE	174/84 R
5,217,597 Moore, et al.; 6/93 SOLDER BUMP TRANSFER METHOD	205/123
5,214,563 Estes; 5/93 THERMALLY REACTIVE ASSEMBLY AND METHOD FOR M	<u>361/386</u> AKING SAME
5,202,061 Angelopoulos, et al.; 4/93 ELECTRICALLY CONDUCTIVE POLYMERIC MATERIALS	252/500 AND USES THEREOF
5,201,454 Alfaro, et al.; 4/93 PROCESS FOR ENHANCED INTERMETALLIC OF INTERCONNECTIONS	228/110 GROWTH IN IC
5,20'0,112 Angelopoulos, et al.; 4/93 ELECTRICALLY CONDUCTIVE POLYMERIC MATERIALS	252/500 AND USES THEREOF
5,198,153 Angelopoulos, et al.; 3/93 ELECTRICALLY CONDUCTIVE POLYMERIC	252/500
5,192,018 Terakado, et al.; 3/93 WIRE BONDING METHOD	228/179
5,185,073 Bindra, et al.; 2/93 METHOD OF FABRICATING DENDRITIC MATERIALS	205/104
5,154,341 Melton, et al.; 10/92 NONCOLLAPSING MULTISOLDER INTERCONNECTION	228/180.2
5,148,968 Schmidt, et al.; 9/92 SOLDER BUMP STRETCH DEVICE	228/180.2
5,147,084 Behun, et al.; 9/92 INTERCONNECTION STRUCTURE AND TEST METHOD	228/56.3
5,123,850 Elder, et al.; 6/92 NON-DESTRUCTIVE BURN-IN TEST SOCKET FOR INTEGR	439/67 RATED CIRCUIT DIE
5,118,027 Braun, et al.; 6/92 METHOD OF ALIGNING AND MOUNTING SOLDER BALLS	228/180.2 TO A SUBSTRATE
5,097,100 Jackson; 3/92 NOBLE METAL PLATED WIRE AND TERMINAL ASSEMBL MAKING THE SAME	174/94 R Y, AND METHOD OF
5,088,007 <u>Missele: 2/92</u> COMPLIANT SOLDER INTERCONNECTION	361/386
5,083,697 <u>Difrancesco; 1/92</u> PARTICLE-ENHANCED JOINING OF METAL SURFACES	230/116

- <u>5,071,359</u> Arnio, et al.; 12/91 439/91 ARRAY CONNECTOR
- 5,065,281 Hernandez, et al.; 11/91 361/388
 MOLDED INTEGRATED CIRCUIT PACKAGE INCORPORATING HEAT SINK
- 5,060,843 Yasuzato, et al.; 10/91 228/179
 PROCESS OF FORMING BUMP ON ELECTRODE OF SEMICONDUCTOR CHIP AND APPARATUS USED THEREFOR
- 5,053,922 Matta, et al.; 10/91 361/386
 DEMOUNTABLE TAPE-AUTOMATED BONDING SYSTEM
- 5,045,921 Lin, et al.; 9/91 357/74
 PAD ARRAY CARRIER DEVICE USING FLEXIBLE TAPE
- 5,041,901 Kitano, et al.; 8/91 357/70 LEAD FRAME AND SEMICONDUCTOR DEVICE USING THE SAME
- 5,024,372 Altman, et al.; 6/91 228/248
 METHOD OF MAKING HIGH DENSITY SOLDER BUMPS AND A SUBSTRATE SOCKET FOR HIGH DENSITY SOLDER BUMPS
- 4,975,079 Beaman, et al.; 12/90 439/482 CONNECTOR ASSEMBLY FOR CHIP TESTING
- 4,970,570 Agarwala, et al.; 11/90 357/68
 USE OF TAPERED HEAD PIN DESIGN TO IMPROVE THE STRESS DISTRIBUTION IN THE BRAZE JOINT
- 4,956,749 Chang; 9/90 361/414
 INTERCONNECT STRUCTURE FOR INTEGRATED CIRCUITS
- 4,943,845 Wilby; 7/90 357/74
 THICK FILM PACKAGES WITH COMMON WAFER APERTURE PLACEMENT
- 4,922,376 Pommer, et al.; 5/90 361/386 SPRING GRID ARRAY INTERCONNECTION FOR ACTIVE MICROELECTRONIC ELEMENTS
- 4,907,734 Conru, et al.; 3/90 228/123
 METHOD OF BONDING GOLD OR GOLD ALLOY WIRE TO LEAD TIN SOLDER
- 4,903,889 Svendsen, et al.; 2/90 228/180.2 CONNECTION TO A COMPONENT FOR USE IN AN ELECTRONICS ASSEMBLY
- 4,893,172 Matsumoto, et al.; 1/90 357/79
 CONNECTING STRUCTURE FOR ELECTRONIC PART AND METHOD OF MANUFACTURING THE SAME

- 4,878,846 Schroeder; 11/89 439/65
 ELECTRONIC CIRCUIT CHIP CONNECTION ASSEMBLY AND METHOD
- 4,878,611 Lo Vasco, et al.; 11/89 228/180.2

 PROCESS FOR CONTROLLING SOLDER JOINT GEOMETRY WHEN SURFACE MOUNTING A LEADLESS INTEGRATED CIRCUIT PACKAGE ON A SUBSTRATE
- 4,868,638 Hirata, et al.; 9/89 357/72
 PLASTIC MOLDED PIN GRID CHIP CARRIER PACKAGE
- 4,858,819 Hill, et al.; 8/89 228/179
 ORTHOGONAL BONDING METHOD AND EQUIPMENT
- 4,857,482 Saito, et al.; 8/89 437/209
 METHOD OF FORMING BUMP ELECTRODE AND ELECTRONIC CIRCUIT DEVICE
- 4,842,184 Miller; 6/89 228/180.1 METHOD AND APPARATUS FOR APPLYING SOLDER PREFORMS
- 4,827,611 Pai, et al.; 5/89 29/843 COMPLIANT S-LEADS FOR CHIP CARRIERS
- 4,818,823 Bradley; 4/89 174/68.5

 ADHESIVE COMPONENT MEANS FOR ATTACHING ELECTRICAL COMPONENTS

 TO CONDUCTORS
- 4,818,728 Rai, et al.; 4/89 437/209
 METHOD OF MAKING A HYBRID SEMICONDUCTOR DEVICE
- 4,816,426 Bridges, et al.; 3/89 437/207

 PROCESS FOR MANUFACTURING PLASTIC PIN GRID ARRAYS AND THE PRODUCT PRODUCED THEREBY
- 4,814,295 Mehta; 3/89 437/209
 MOUNTING OF SEMICONDUCTOR CHIPS ON A PLASTIC SUBSTRATE
- 4,811,082 Jacobs, et al.; 3/89 357/80
 HIGH PERFORMANCE INTEGRATED CIRCUIT PACKAGING STRUCTURE
- 4,807,021 Okumura; 2/89 357/75
 SEMICONDUCTOR DEVICE HAVING STACKING STRUCTURE
- 4,784,872 Moeller, et al.; 11/88 427/96
 PROCESS FOR ENCAPSULATING MICROELECTRONIC SEMI-CONDUCTOR AND LAYER TYPE CIRCUITS
- 4,783,719 Jamison, et al.; 11/88 361/398
 TEST CONNECTOR FOR ELECTRICAL DEVICES
- 4,767,344 Noschese; 8/88 439/83 SOLDER MOUNTING OF ELECTRICAL CONTACTS

PROCESS OF FORMING A COMPLIANT LEAD FRAME FOR ARRAY-TYPE SEMICONDUCTOR PACKAGES 4,746,300 Thevenin; 6/88
MOUNTING PANEL FOR REMOVABLE ELEMENTS 439/82 4,739,125 Watanabe, et al.; 4/88 174/52 FP ELECTRIC COMPONENT PART HAVING LEAD TERMINALS Kobayashi, et al.; 3/88 4,732,313 228/179 APPARATUS AND METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE <u>Saito, et al.; 11/8</u>7 MANUFACTURING METHOD FOR AN ELECTRONIC COMPONENT Allen, et al.; 11/87 4,705,205 228/180.2 CHIP CARRIER MOUNTING DEVICE 4,703,393 Yamamoto, et al.; 10/87 361/405 MOUNTING STRUCTURE OF FLAT-LEAD PACKAGE-TYPE ELECTRONIC COMPONENT Freyman, et al.; 10/874,700,473 29/846 METHOD OF MAKING AN ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER 4,688,074 <u>Iinuma; 8/87</u> 357/79 CONNECTING STRUCTURE FOR A DISPLAY DEVICE Morris; 6/87 4,677,458 357/74 CERAMIC IC PACKAGE ATTACHMENT APPARATUS Hingorany; 6/87 357/70 SURFACE MOUNTED SYSTEM FOR LEADED SEMICONDUCTOR DEVICES <u>Lee, et al.; 5/87</u> 4,667,219 357/68 SEMICONDUCTOR CHIP INTERFACE 4,664,309 Allen, et al.; 5/87 228/180.2 CHIP MOUNTING DEVICE McShane; 4/87 156/292 LOW COST INTEGRATED CIRCUIT BONDING PROCESS Smith: 3/87 357/74 INTEGRATED CIRCUIT PACKAGE AND METHOD OF FORMING AN INTEGRATED CIRCUIT PACKAGE <u>Sobota; 3/87</u> 4,647,126 339/17 CF

437/209

4,751,199 Phy; 6/88

COMPLIANT LEAD CHIP

- 4,646,435 Grassauer; 3/87 29/840 CHIP CARRIER ALIGNMENT DEVICE AND ALIGNMENT METHOD
- 4,641,426 Hartman, et al.; 2/87 29/839
 SURFACE MOUNT COMPATIBLE CONNECTOR SYSTEM WITH MECHANICAL INTEGRITY
- 4,641,176 Keryhuel, et al.; 2/87 357/74 SEMICONDUCTOR PACKAGE WITH CONTACT SPRINGS
- 4,640,499 Hemler, et al.; 2/87 267/160
 HERMETIC CHIP CARRIER COMPLIANT SOLDERING PADS
- 4,634,199 Anhalt, et al.; 1/87 339/17 M
 CONNECTOR ASSEMBLY FOR MAKING MULTIPLE CONNECTIONS IN A THIN SPACE
- 4,628,410 Goodman, et al.; 12/86 361/413 SURFACE MOUNTING CONNECTOR
- 4,615,573 White, et al.; 10/86 339/17M SPRING FINGER INTERCONNECT FOR IC CHIP CARRIER
- 4,600,138 Hill; 7/86 228/179
 BONDING TOOL AND CLAMP ASSEMBLY AND WIRE HANDLING METHOD
- 4,597,617 Enochs; 7/86 339/17 CF PRESSURE INTERCONNECT PACKAGE FOR INTEGRATED CIRCUITS
- 4,597,522 Kobayashi; 7/86
 WIRE BONDING METHOD AND DEVICE
- 4,595,794 Wasserman; 6/86 174/138 COMPONENT MOUNTING APPARATUS
- 4,581,291 Bongianni; 4/86 428/381
 MICROMINIATURE COAXIAL CABLE AND METHODS MANUFACTURE
- 4,553,192 Babuka, et al.; 11/85 361/395 HIGH DENSITY PLANAR INTERCONNECTED INTEGRATED CIRCUIT PACKAGE
- 4,551,746 Gilbert, et al.; 11/85 357/74
 LEADLESS CHIP CARRIER APPARATUS PROVIDING AN IMPROVED TRANSMISSION LINE ENVIRONMENT AND IMPROVED HEAT DISSIPATION
- 4,547,833 Sharp; 10/85 361/386
 HIGH DENSITY ELECTRONICS PACKAGING SYSTEM FOR HOSTILE ENVIRONMENT
- 4,545,610 Lakritz, et al.; 10/85 29/589
 METHOD FOR FORMING ELONGATED SOLDER CONNECTIONS BETWEEN A SEMICONDUCTOR DEVICE AND A SUPPORTING SUBSTRATE

- 4,542,438 Yamamoto; 9/85
 HYBRID INTEGRATED CIRCUIT DEVICE
- 361/403
- 4,532,152 Elarde; 7/85 427/96 FABRICATION OF A PRINTED CIRCUIT BOARD WITH METAL-FILLED CHANNELS
- 4,525,383 Saito; 6/85 427/89
 METHOD FOR MANUFACTURING MULTILAYER CIRCUIT SUBSTRATE
- 4,520,561 Brown; 6/85 29/840
 METHOD OF FABRICATING AN ELECTRONIC CIRCUIT INCLUDING AN APERTURE THROUGH THE SUBSTRATE THEREOF
- 4,513,355 Schroeder, et al.; 4/85 361/403
 METALLIZATION AND BONDING MEANS AND METHOD FOR VLSI PACKAGES
- 4,509,099 Takamatsu, et al.; 4/85 361/413 ELECTRONIC COMPONENT WITH PLURALITY OF TERMINALS THEREON
- 4,462,534 Bitaillou, et al.; 7/84 228/180 A
 METHOD OF BONDING CONNECTING PINS TO THE EYELETS OF CONDUCTORS
 FORMED ON A CERAMIC SUBSTRATE
- 4,453,176 Chance, et al.; 6/84 357/51
 LSI CHIP CARRIER WITH BURIED REPAIRABLE CAPACITOR WITH LOW INDUCTANCE LEADS
- 4,447,857 Marks, et al.; 5/84 361/395 SUBSTRATE WITH MULTIPLE TYPE CONNECTIONS
- 4,442,967 van de Pas, et al.; 4/84 228/159
 METHOD OF PROVIDING RAISED ELECTRICAL CONTACTS ON ELECTRONIC MICROCIRCUITS
- 4,442,938 Murphy; 4/84 206/329 SOCKET TERMINAL POSITIONING METHOD AND CONSTRUCTION
- 4,422,568 Elles, et al.; 12/83 228/111 METHOD OF MAKING CONSTANT BONDING WIRE TAIL LENGTHS
- 4,419,818 Grabbe; 12/83 29/832
 METHOD FOR MANUFACTURING SUBSTRATE WITH SELECTIVELY TRIMMABLE RESISTORS BETWEEN SIGNAL LEADS AND GROUND STRUCTURE
- 4,417,392 <u>Ibrahim, et al.; 11/83</u> <u>29/840</u> PROCESS OF MAKING MULTI-LAYER CERAMIC PACKAGE
- 4,412,642 Fisher; 11/83 228/173 R
 CAST SOLDER LEADS FOR LEADLESS SEMICONDUCTOR CIRCUITS

- 4,407,007 <u>Desai, et al.; 9/83</u> <u>357/74</u> PROCESS AND STRUCTURE FOR MINIMIZING DELAMINATION IN THE FABRICATION OF MULTI-LAYER CERAMIC SUBSTRATE
- 4,402,450 Abraham, et al.; 9/83 228/180 A
 ADAPTING CONTACTS FOR CONNECTION THERETO
- 4,396,935 Schuck; 8/83 357/74 VLSI PACKAGING SYSTEM
- 4,374,457 Wiech, Jr.; 2/83 29/591
 METHOD OF FABRICATING COMPLEX MICRO-CIRCUIT BOARDS AND SUBSTRATES
- 4,332,341 Minetti; 6/82 228/180 A
 FABRICATION OF CIRCUIT PACKAGES USING SOLID PHASE SOLDER
 BONDING
- <u>4,326,663</u> <u>Oettel; 4/82</u> <u>228/123</u> PYROELECTRIC DETECTOR
- 4,322,778 Barbour, et al.; 3/82 361/414 HIGH PERFORMANCE SEMICONDUCTOR PACKAGE ASSEMBLY
- 4,312,117 Robillard, et al.; 1/82 29/589
 INTEGRATED TEST AND ASSEMBLY DEVICE
- 4,278,311 Scheingold, et al.; 7/81 339/17 CF SURFACE TO SURFACE CONNECTOR
- 4,272,140 Lychyk, et al.; 6/81 339/17 CF
 ARRANGEMENT FOR MOUNTING DUAL-IN-LINE PACKAGED INTEGRATED CIRCUITS TO THICK/THIN FILM CIRCUITS
- 4,237,607 Ohno; 12/80 29/840 METHOD OF ASSEMBLING SEMICONDUCTOR INTEGRATED CIRCUIT
- 4,231,154 Gazdik, et al.; 11/80 29/840 ELECTRONIC PACKAGE ASSEMBLY METHOD
- 4,225,900 Ciccio, et al.; 9/80 361/395 INTEGRATED CIRCUIT DEVICE PACKAGE INTERCONNECT MEANS
- 4,216,350 Reid; 8/80 174/68.5 MULTIPLE SOLDER PRE-FORM WITH NON-FUSIBLE WEB
- 4,155,615 Zimmerman, Jr., et al.; 5/79 339/14 L MULTI-CONTACT CONNECTOR FOR CERAMIC SUBSTRATE PACKAGES AND THE LIKE
- 4,149,135 Roespel, et al.; 4/79 336/65 ELECTRICAL COIL AND METHOD OF PRODUCING THE SAME

- 4,142,288 Flammer, et al.; 3/79 29/628
 METHOD FOR CONTACTING CONTACT AREAS LOCATED ON SEMICONDUCTOR BODIES
- 4,139,936 Abrams, et al.; 2/79 29/624 METHOD OF MAKING HERMETIC COAXIAL CABLE
- 4,080,722 Klatskin, et al.; 3/78 29/580
 METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES HAVING A COPPER HEAT CAPACITOR AND/OR COPPER HEAT SINK
- 4,034,468 Koopman; 7/77 29/628 METHOD FOR MAKING CONDUCTION-COOLED CIRCUIT PACKAGE
- 4,009,485 Koenig; 2/77 357/68
 SEMICONDUCTOR PELLET ASSEMBLY MOUNTED ON CERAMIC SUBSTRATE
- 4,003,621 Lamp; 1/77 339/59 M ELECTRICAL CONNECTOR EMPLOYING CONDUCTIVE RECTILINEAR ELEMENTS
- 3,991,463 Squitieri, et al.; 11/76 29/629 METHOD OF FORMING AN INTERCONNECTOR
- 3,984,166 Hutchison; 10/76 339/17 CF SEMICONDUCTOR DEVICE PACKAGE HAVING LEAD FRAME STRUCTURE WITH INTEGRAL SPRING CONTACTS
- 3,982,320 Buchoff, et al.; 9/76 29/630 R
 METHOD OF MAKING ELECTRICALLY CONDUCTIVE CONNECTOR
- 3,940,786 Scheingold, et al.; 2/76 357/74

 DEVICE FOR CONNECTING LEADLESS INTEGRATED CIRCUIT PACKAGE TO A PRINTED CIRCUIT BOARD
- 3,939,559 Fendley, et al.; 2/76 29/628
 METHODS OF SOLID-PHASE BONDING MATING MEMBERS THROUGH AN INTERPOSED PRE-SHAPED COMPLIANT MEDIUM
- 3,926,360 Moister, Jr.; 12/75 228/180
 METHOD OF ATTACHING A FLEXIBLE PRINTED CIRCUIT BOARD TO A RIGID PRINTED CIRCUIT BOARD
- 3,921,285 Krall; 11/75 29/626
 METHOD FOR JOINING MICROMINIATURE COMPONENTS TO A CARRYING STRUCTURE
- 3,917,900 Arnaudin; 11/75 174/107 ELECTRIC CABLE WITH EXPANDED-METAL SHIELD AND METHOD OF MAKING
- 3,904,262 Cutchaw; 9/75 339/17CF CONNECTOR FOR LEADLESS INTEGRATED CIRCUIT PACKAGES

- 3,900,153 Beerwerth, et al.; 8/75 228/246 FORMATION OF SOLDER LAYERS
- 3,877,064 Scheingold, et al.; 4/75 357/74

 DEVICE FOR CONNECTING LEADLESS INTEGRATED CIRCUIT PACKAGES TO A PRINTED-CIRCUIT BOARD
- 3,873,173 Anhault; 3/75 339/17 CF ELECTRICAL CONNECTOR ASSEMBLY
- 3,871,015 Lin et al.; 3/75 357/67 FLIP CHIP MODULE WITH NON-UNIFORM CONNECTOR JOINTS
- 3,871,014 King, et al.; 3/75 357/67
 FLIP CHIP MODULE WITH NON-UNIFORM SOLDER WETTABLE AREAS ON THE SUBSTRATE
- 3,862,791 Miller; 1/75 339/198 R
 TERMINAL PIN BLOCK AND METHOD OF MAKING IT
- 3,862,790 Davies, et al.; 1/75 339/17 LM ELECTRICAL INTERCONNECTORS AND CONNECTOR ASSEMBLIES
- 3,861,135 Seeger, Jr., et al.; 1/75 58/50 R ELECTRICAL INTERCONNECTOR AND METHOD OF MAKING
- 3,842,189 Southgate; 10/74 174/52 S CONTACT ARRAY AND METHOD OF MAKING THE SAME
- 3,839,727 Herdzik, et al.; 10/74 357/71
 IMPROVED SEMICONDUCTOR CHIP TO SUBSTRATE SOLDER BOND USING A LOCALLY DISPERSED, TERNARY INTERMETALLIC COMPOUND
- 3,825,353 Loro; 7/74 317/234 R MOUNTING LEADS AND METHOD OF FABRICATION
- 3,811,186 Larnerd, et al.; 5/74 29/626
 METHOD OF ALIGNING AND ATTACHING CIRCUIT DEVICES ON A SUBSTRATE
- 3,795,884 Kotaka; 3/74 BLECTRICAL CONNECTOR FORMED FROM COIL SPRING
- 3,795,037 Luttmer; 3/74 29/628 ELECTRICAL CONNECTOR DEVICES
- 3,719,981 Steitz; 3/73 29/423 METHOD OF JOINING SOLDER BALLS TO SOLDER BUMPS
- 3,680,037 Nellis, et al.; 7/72 339/61 M ELECTRICAL INTERCONNECTOR

3,673,681 Steranko; 7/72 ELECTRICAL CIRCUIT BOARD WIRING

- <u>29/626</u>
- 3,672,047 Sakamoto, et al.; 6/72 29/628
 METHOD FOR BONDING A CONDUCTIVE WIRE TO A METAL ELECTRODE
- 3,623,649 Keisling; 11/71 228/15
 WEDGE BONDING TOOL FOR THE ATTACHMENT OF SEMICONDUCTOR
- 3,591,839 Evans; 7/71 317/234
 MICRO-ELECTRONIC CIRCUIT WITH NOVEL HERMETIC SEALING STRUCTURE
 AND METHOD OF MANUFACTURE
- 3,590,480 Johnson, Jr.; 7/71 29/605 METHOD OF MANUFACTURING A PULSE TRANSFORMER PACKAGE
- 3,569,610 Gardner, et al.; 3/71 174/102 ETHYLENE-PROPYLENE RUBBER INSULATED CABLE WITH CROSS-LINKED POLYETHYLENE STRAND SHIELDING
- 3,567,846 Brorein, et al.; 3/71 174/102
 METALLIC SHEATHED CABLES WITH FOAM CELLULAR POLYOLEFIN INSULATION AND METHOD OF MAKING
- 3,555,477 <u>Hildebrandt; 1/71</u> 336/192 ELECTRICAL INDUCTOR AND METHOD OF MAKING THE SAME
- 3,550,645 Keough; 12/70 140/92.2 WIRE WOUND ARMATURE, METHOD AND APPARATUS FOR MAKING SAME
- 3,517,438 Johnson, et al.; 6/70 29/627
 METHOD OF PACKAGING A CIRCUIT MODULE AND JOINING SAME TO A CIRCUIT SUBSTRATE
- 3,472,365 Tiedema; 10/69 206/56
 UTILITY PACKING FOR SMALL-SIZED OBJECTS, PUNCHED FROM METAL SHEETS
- 3,429,040 Miller; 2/69 29/626 METHOD OF JOINING A COMPONENT TO A SUBSTRATE
- 3,397,451 Avedissian, et al.; 8/68 29/589 SEQUENTIAL WIRE AND ARTICLE-BONDING METHODS
- 3,392,442 Napier, et al.; 7/68 29/628
 SOLDER METHOD FOR PROVIDING STANDOFF OF DEVICE FROM SUBSTRATE

3,389,457 Goldman, et al.; 6/68 FABRICATION OF SEMICONDUCTOR DEVICE <u>Lins, et al.; 3/68</u> 29/471.3 3,373,481 METHOD OF ELECTRICALLY INTERCONNECTING CONDUCTORS 3,368,114 Campbell, et al.; 2/68 317/101 MICROELECTRONIC CIRCUIT PACKAGES WITH IMPROVED CONNECTION STRUCTURE 3,344,228 Woodland, et al.; 9/67 174/107 THERMAL BARRIERS FOR ELECTRIC CABLES 3,296,692 Griffin; 1/67 29/472.9 THERMOCOMPRESSION WIRE ATTACHMENTS TO QUARTZ CRYSTALS Kritzler, et al.; 11/66 29/471.1 3,286,340 FABRICATION OF SEMICONDUCTOR UNITS Blair; 10/66 339/17 SPRING CONNECTOR FOR PRINTED CIRCUIT BOARD 3<u>,258,736</u> Crawford, et al.; 6/66 339/252 ELECTRICAL CONNECTOR 3,202,489 Bender, et al.; 8/65 29/195 GOLD-ALUMINUM ALLOY BOND ELECTRODE ATTACHMENT McConville; 1/63 3,075,282 29/155.55 SEMICONDUCTOR DEVICE CONTACT Stearns; 12/62 174/88 SOLDER CONNECTION FOR ELECTRICAL CIRCUITS Shlesinger, Jr.; 7/62 3,047,683 200/26 MULTIPLE CONTACT SWITCH 2,923,859 Worth, et al.; 2/60 317/101 MANUFACTURE OF ELECTRICAL APPLIANCES WITH PRINTED WIRING PANELS

29/580

Foreign Patent References

DT 2,232,794; 1/73

DT 25 08 702 A1; 9/76

SU 1003-396-A (84-015906/03); 2/80

GB 2,167,228 A; 5/85

JP 2-105560; 4/90

JP 2-181958; 9/90

JP 3-138969 (A); 6/91

JP 3-225946 (A); 10/91

NON-PATENT REFERENCES:

COPPER CORROSION WITH AND WITHOUT INHIBITORS, Brusic, et al., J. Electrochemical Society, Vol. 138, pp 2253-2259, No. 8, August 1991.

ELECTROPLATING TECHNOLOGY, Duffy, Noyes Data Corporation, 1981.

•••••••••

I, the undersigned, hereby certify that this correspondence is being deposited as first class mail, with sufficient postage, addressed to Commissioner of Patents and Trademarks, Washington, DC 20231, on the date set forth below.

For the Applicant,

Gerald E. Linden 30,282

(407) 382-7966

SIX.ID1

rney Docket No. 95-553-US

hereby certify that this paper is being deposited as first class mail with the United States Postal Service n are envelope with sufficient postage addressed to Commissioner of Patents and Trademarks, Washington, D.C.

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Title of the Invention:

PROBE CARD ASSEMBLY AND KIT, AND METHODS OF USING SAME

Inventors: ELDRIDGE, et al.

Filing Date: 11/9/95

Serial Number: 08/554,902

SUPPLEMENTAL INFORMATION DISCLOSURE CITATION

(Substitute PTO-1449)

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION is being submitted prior to an action on the merits.

NO FEE IS REQUIRED.

Charge any shortfall to Dep. Acct. 12-1445.

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION (3) is being provided in addition to:

- (1) INFORMATION DISCLOSURE CITATION, filed 4/4/96
- (2) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96
- (4) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96

Although not required, TITLES for the patent references are provided herewith, as an aid to the examiner.

Copies of these references may be found in the file of commonly-owned, copending U.S. Patent Application No. 08/340,144 and, although NOT provided herewith, will be supplied upon request of the examiner.

It would appear that the most relevant ones of the references cited herein are those having the term "probe" or "test" in their title. For example, the following (from the list at pp. 3, et seq):

5,321,277 Sparks, et al.; 6/94 MULTI-CHIP MODULE TESTING	<u>257/48</u>
5,128,612 Aton, et al.; 7/92 DISPOSABLE HIGH PERFORMANCE TEST HEAD	324/158
5,123,850 Elder, et al.; 6/92 NON-DESTRUCTIVE BURN-IN TEST SOCKET FOR INTEGRATED CIRCUIT DIE	<u>439/67</u>
5,007,576 Congleton, et al.; 4/91 TESTABLE RIBBON BONDING METHOD AND WEDGE BONDING TOOL FOR MICROCIRCUIT DEVICE FABRICA	
4,937,203 <u>Eichelberger, et al.; 6/90</u>	
METHOD AND CONFIGURATION FOR TESTING ELECTRONIC CIRCUITS AND INTEGRATED CIRCUIT C USING A REMOVABLE OUTER LAYER	
4,884,122 Eichelberger, et al.; 11/89 METHOD AND CONFIGURATION FOR TESTING ELECTRONIC CIRCUITS AND INTEGRATED CIRCUIT C USING A REMOVABLE OVERLAY LAYER	
4,772,936 Reding, et al.; 9/88 PRETESTABLE DOUBLE-SIDED TAB DESIGN	357/80
4,189,825 Robillard, et al.; 2/80 INTEGRATED TEST AND ASSEMBLY DEVICE	29/574

U.S. Patent References:

5,432,677 Mowatt; 7/95 MULTI-CHIP INTEGRATED CIRCUIT MODULE	361/719
5,414,299 Wang, et al.; 5/95 SEMI-CONDUCTOR DEVICE INTERCONNECT PACKAGE ASSEMBLY FOR IMPROVED PACKAGE PERFORM	
5,397,245 Roebuck, et al.; 3/95 NON-DESTRUCTIVE INTERCONNECT SYSTEM FOR SEMICONDUCTOR DEVICES	439/264
5,379,191 <u>Carey, et al.; 1/95</u> COMPACT ADAPTER PACKAGE PROVIDING PERI TRANSLATION FOR AN INTEGRATED CIRCUIT CHIP	361/777 PHERAL TO AREA
5,359,493 Chiu; 10/94 THREE DIMENSIONAL MULTI-CHIP MODULE WITH INTEGRAL HEAT SINK	361/719
5,350,947 Takekawa, et al.; 9/94 FILM CARRIER SEMICONDUCTOR DEVICE	257/702
5,338,705 Harris, et al.; 8/94 PRESSURE DIFFERENTIAL DOWNSET	437/217
5,327,327 Frew, et al.; 7/94 THREE DIMENSIONAL ASSEMBLY OF INTEGRATED CIRCUIT CHIPS	<u>361/784</u>
5,321,277 Sparks, et al.; 6/94 MULTI-CHIP MODULE TESTING	257/48
5,308,797 Kee: 5/94 LEADS FOR SEMICONDUCTOR CHIP ASSEMBLY AND ME	<u>437/209</u> ETHOD
5,306,670 Mowatt, et al.; 4/94 MULTI-CHIP INTEGRATED CIRCUIT MODULE AND METHOD FOR FABRICATION THEREOF	437/209
5,289,346 Carey, et al.; 2/94 PERIPHERAL TO AREA ADAPTER WITH PROTECTIVE BUMPER FOR INTEGRATED CIRCUIT CHIP	361/777
5,237,203 Massaron; 8/93 MULTILAYER OVERLAY INTERCONNECT FOR HIGH-DENSITY PACKAGING OF CIRCUIT ELEMENTS	257/688
5,239,199 Chiu; 8/93 VERTICAL LEAD-ON-CHIP PACKAGE	257/706

5,227,662 Ohno, et al.; 7/93 COMPOSITE LEAD FRAME AND SEMICONDUCTOR DEVICE USING THE SAME	<u>257/676</u>
5,196,268 Fritz; 3/93 INTEGRATED CIRCUIT INTERCONNECT LEADS RELEASABLY MOUNTED ON FILM	428/458
5,192,681 Chiu; 3/93 LOW COST ERASABLE PROGRAMMABLE READ ONLY MEMORY PACKAGE	437/217
5,136,367 Chiu; 8/92 LOW COST ERASABLE PROGRAMMABLE READ ONLY MEMORY PACKAGE	357/74
5,130,783 McLellan: 7/92 FLEXIBLE FILM SEMICONDUCTOR PACKAGE	357/74
5,128,612 Aton, et al.; 7/92 DISPOSABLE HIGH PERFORMANCE TEST HEAD	324/158
5,127,570 Steitz, et al.; 7/92 FLEXIBLE AUTOMATED BONDING METHOD AND APPARA	<u>228/103</u> TUS
5,123,850 Elder, et al.; 6/92 NON-DESTRUCTIVE BURN-IN TEST SOCKET FOR INTEGRATED CIRCUIT DIE	439/67
5,106,784 <u>Bednarz; 4/92</u> METHOD OF MAKING A POST MOLDED CAVITY PACKAGI WITH INTERNAL DAM BAR FOR INTEGRATED CIRCUIT	ਤ [ੋ]
5,059,557 <u>Cragon, et al.; 10/91</u> METHOD OF ELECTRICALLY CONNECTING INTEGRATED BY EDGE-INSERTION IN GROOVED SUPPORT MEMBERS	CIRCUITS
5,057,461 Fritz; 10/91 METHOD OF MOUNTING INTEGRATED CIRCUIT INTERCONNECT LEADS RELEASABLY ON FILM	437/220
5,029,325 <u>Higgins, III, et al.; 7/91</u> TAB TAPE TRANSLATOR FOR USE WITH SEMICONDUCTO	
5,025,306 Johnson, et al.; 6/91 ASSEMBLY OF SEMICONDUCTOR CHIPS	<u>357/75</u>
5,024,746 Stierman, et al.; 6/91 FIXTURE AND A METHOD FOR PLATING CONTACT BUMPS FOR INTEGRATED CIRCUITS	<u>204/297 W</u>
4	

1 1

5,007,576 Congleton, et al.; 4/91 TESTABLE RIBBON BONDING METHOD AND WEDGE BONDING TOOL FOR MICROCIRCUIT DEVICE FABRICA'	
5,127,570 Steitz, et al.; 3/95 FLEXIBLE AUTOMATED BONDING METHOD AND APPARA	<u>228/103</u> TUS
5,029,325 <u>Higgins, III, et al.; 7/91</u> TAB TAPE TRANSLATOR FOR USE WITH SEMICONDUCTO	357/80 OR DEVICES
4,982,264 Cragon, et al.; 1/91 HIGH DENSITY INTEGRATED CIRCUIT PACKAGE	<u>357/75</u>
4,967,261 Niki, et al.; 10/90 TAPE CARRIER FOR ASSEMBLING AN IC CHIP ON A	357/70 SUBSTRATE
4,942,140 Ootsuki, et al.; 7/90 METHOD OF PACKAGING SEMICONDUCTOR DEVICE	437/211
4,941,033 Kishida; 7/90 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE	<u>357/75</u>
4,937,203 <u>Eichelberger</u> , et al.; 6/90 METHOD AND CONFIGURATION FOR TESTING ELECTRONIC CIRCUITS AND INTEGRATED CIRCUIT CUSING A REMOVABLE OUTER LAYER	
4,932,902 Crane, Jr.; 6/90 ULTRA-HIGH DENSITY ELECTRICAL INTERCONNECT ST	<u>439/627</u> YSTEM
4,931,149 Stierman, et al.; 6/90 FIXTURE AND A METHOD FOR PLATING CONTACT BUMPS FOR INTEGRATED CIRCUITS	204/15
4,918,811 <u>Eichelberger; 4/90</u> MULTICHIP INTEGRATED CIRCUIT PACKAGING METHO	<u>29/840</u> D
4,903,120 Beene, et al.; 2/90 CHIP CARRIER WITH INTERCONNECTS ON LID	357/74
4,890,194 Derryberry; 12/89 A CHIP CARRIER AND MOUNTING STRUCTURE CONNECTED TO THE CHIP CARRIER	361/386
4,887,148 Mu; 12/89 PIN GRID ARRAY PACKAGE SEMICONDUCTOR	357/74
4,884,122 <u>Eichelberger, et al.; 11/89</u> METHOD AND CONFIGURATION FOR TESTING ELECTRONIC CIRCUITS AND INTEGRATED CIRCUIT CI USING A REMOVABLE OVERLAY LAYER	

4,878,098 Saito, et al; 10/89 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE	357/68
4,874,722 Bednarz, et al.; 10/89 PROCESS OF PACKAGING A SEMICONDUCTOR DEVICE WITH REDUCED STRESS FORCES	437/209
4,874,721 Kimura, et al.; 10/89 METHOD OF MANUFACTURING A MULTICHIP PACKAGE WITH INCREASED ADHESIVE STRENGTH	437/209
4,874,476 Stierman, et al.; 10/89 FIXTURE FOR PLATING TALL CONTACT BUMPS ON INTEGRATED CIRCUIT	204/15
4,861,452 Stierman, et al.; 8/89 FIXTURE FOR PLATING TALL CONTACT BUMPS ON INTEGRATED CIRCUIT	204/297 W
4,855,867 Gadzik; 8/89 FULL PANEL ELECTRONIC PACKAGING STRUCTURE	361/306
4,796,078 Phelps, Jr., et al; 2/89 PERIPHERAL/AREA WIRE BONDING TECHNIQUE	357/68
4,772,936 Reding, et al.; 9/88 PRETESTABLE DOUBLE-SIDED TAB DESIGN	357/80
4,764,804 Sahara, et al.; 8/88 SEMICONDUCTOR DEVICE AND PROCESS FOR PRODUCI	
4,751,482 Fukuta, et al.; 6/88 SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE HAVING A MULTI-LAYERED WIRING BOARD FOR ULTRA HIGH SPEED CONNECTION	333/247
4,750,089 Derryberry, et al.; 6/88 CIRCUIT BOARD WITH A CHIP CARRIER	361/388
AND MOUNTING STRUCTURE CONNECTED TO THE CHIE	CARRIER
4,721,993 Walter; 1/88 INTERCONNECTION TAPE FOR USE IN TAPE AUTOMAT	357/70 ED BONDING
4,710,798 Marcantonio; 12/87 INTEGRATED CIRCUIT CHIP PACKAGE	357/80
4,709,468 Wilson; 12/87 METHOD FOR PRODUCING AN INTEGRATED CIRCUIT F HAVING A POLYIMIDE FILM INTERCONNECTION STRU	RODUCT
4,695,872 Chatterjee; 9/87 HIGH DENSITY MICROPACKAGE FOR IC CHIPS	357/75

4,685,998 Quinn, et al.; 8/87 PROCESS OF FORMING INTEGRATED CIRCUITS WITH CONTACT PADS IN A STANDARD ARRAY	<u>156/633</u>
4,681,654 Clementi, et al.; 7/87 FLEXIBLE FILM SEMICONDUCTOR CHIP CARRIER	156/630
4,670,770 Tai; 6/87 INTEGRATED CIRCUIT CHIP-AND-SUBSTRATE ASSEME	<u>357/60</u> BLY
4,649,415 Herbert; 3/87 SEMICONDUCTOR PACKAGE WITH TAPE MOUNTED DIE	357/74
4,628,406 Smith, et al.; 12/86 METHOD OF PACKAGING INTEGRATED CIRCUIT CHIPS AND INTEGRATED CIRCUIT PACKAGE	<u>361/386</u> 3,
4,627,151 Mulholland, et al.; 12/86 AUTOMATIC ASSEMBLY OF INTEGRATED CIRCUITS	29/569 R
4,604,644 Beckham, et al.; 8/86 SOLDER INTERCONNECTION STRUCTURE FOR JOINING SEMICONDUCTOR DEVICES TO SUBSTRATES THAT HAVE IMPROVED FATIGUE LIFE, AND PROCESS FOR MAKIN) /E
4,574,470 Burt: 3/86 SEMICONDUCTOR CHIP MOUNTING SYSTEM	29/590
4,546,406 Spinelli, et al.; 10/85 ELECTRONIC CIRCUIT INTERCONNECTION SYSTEM	361/386
4,514,750 Adams; 4/85	
INTEGRATED CIRCUIT PACKAGE HAVING INTERCONNECTED LEADS ADJACENT THE PACKAGE EN	
INTEGRATED CIRCUIT PACKAGE HAVING	IDS
INTEGRATED CIRCUIT PACKAGE HAVING INTERCONNECTED LEADS ADJACENT THE PACKAGE EN 4,472,762 Spinelli, et al.; 9/84	NDS 361/386
INTEGRATED CIRCUIT PACKAGE HAVING INTERCONNECTED LEADS ADJACENT THE PACKAGE EN 4,472,762 Spinelli, et al.; 9/84 ELECTRONIC CIRCUIT INTERCONNECTION SYSTEM	361/386 357/80 CHIP CARRIERS
INTEGRATED CIRCUIT PACKAGE HAVING INTERCONNECTED LEADS ADJACENT THE PACKAGE EN 4,472,762 Spinelli, et al.; 9/84 ELECTRONIC CIRCUIT INTERCONNECTION SYSTEM 4,410,905 Grabbe; 10/83 POWER, GROUND AND DECOUPLING STRUCTURE FOR CO. 4,385,202 Spinelli, et al.; 5/83	361/386 357/80 CHIP CARRIERS 174/68.5 219/121 PE

4,179,802 Joshi, et al; 12/79 STUDDED CHIP ATTACHMENT PROCESS	29/628
3,868,724 Perrino; 2/75 MULTI-LAYER CONNECTING STRUCTURES FOR PACKAGING SEMICONDUCTOR DEVICES MOUNTED ON A FLEXIBLE CARRIER	<u>357/65</u>
3,864,728 Peltz, et al.; 2/75 SEMICONDUCTOR COMPONENTS HAVING BIMETALLIC LEAD CONNECTED THERETO	<u>357/71</u>
3,832,769 Olyphant, Jr., et al.; 9/74 CIRCUITRY AND METHOD	29/626
3,772,575 Hegarty, et al.; 11/73 HIGH HEAT DISSIPATION SOLDER-REFLOW FLIP CHI	317/235 R P TRANSISTOR
3,724,068 Galli; 4/73 SEMICONDUCTOR CHIP PACKAGING APPARATUS AND M	<u>29/626</u> ETHOD
3,689,991 Aird; 9/72 METHOD OF MANUFACTURING A SEMICONDUCTOR DEVI	<u>20/577</u> CE
3,683,105 Shamash, et al.; 8/72 MICROCIRCUIT MODULAR PACKAGE	<u>174/68.5</u>
3,680,206 Roberts; 8/72 ASSEMBLIES OF SEMICONDUCTOR DEVICES HAVING MOUNTING PILLARS AS CIRCUIT CONNECTIO	<u>29/580</u> NS
3,614,832 Chance, et al.; 10/71 DECAL CONNECTORS AND METHODS OF FORMING DECAL CONNECTIONS TO SOLID STATE DEVICES	29/626
3,611,061 Segerson; 10/71 MULTIPLE LEAD INTEGRATED CIRCUIT DEVICE AND FRAME MEMBER FOR THE FABRICATION THEREOF	317/234 R
3,487,541 Boswell; 1/70 PRINTED CIRCUITS	29/626
3,474,297 Bylander; 2/69 INTERCONNECTION SYSTEM FOR COMPLEX SEMICONDUCTOR ARRAYS	317/101
3,426,252 Lepselter; 2/69 SEMICONDUCTIVE DEVICE INCLUDING BEAM LEADS	317/234
3,390,308 Marley; 3/66 MULTIPLE CHIP INTEGRATED CIRCUIT ASSEMBLY	317/100

3,302,067 Jackson, et al.; 1/67 317/101 MODULAR CIRCUIT PACKAGE UTILIZING SOLDER COATED AREAS AND SOLDER REFLOW JOINTS

Foreign References:

WO 94/03036 DiStefano, et al.; 2/94 H05K 3/36 SEMICONDUCTOR CONNECTION COMPONENTS AND METHODS WITH RELEASABLE LEAD SUPPORT

For the Applicant,

Gerald E. Linden 30,282

(407) 382-7966

SIX.ID3

ttokney Docket No. 95-553-US

I hereby certify that this paper is being deposited as first class mail with the United States Postal Service (5) an envelope with sufficient postage addressed to Commissioner of Patents and Trademarks, Washington, D.C. 2023

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Title of the Invention:

PROBE CARD ASSEMBLY AND KIT, AND METHODS OF USING SAME

Inventors: ELDRIDGE, et al.

Filing Date: 11/9/95

<u>Serial Number:</u> 08/554,902

SUPPLEMENTAL INFORMATION DISCLOSURE CITATION

(Substitute PTO-1449)

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION is being submitted prior to an action on the merits.

NO FEE IS REQUIRED.

Charge any shortfall to Dep. Acct. 12-1445.

This SUPPLEMENTAL INFORMATION DISCLOSURE CITATION (4) is being provided in addition to:

- (1) INFORMATION DISCLOSURE CITATION, filed $\frac{4}{4}/96$
- (2) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96
- (3) SUPPLEMENTAL INFORMATION DISCLOSURE CITATION, filed 4/4/96

Although not required, TITLES for the patent references are provided herewith, as an aid to the examiner.

Generally, the references presented herein are arranged in groups, as follows:

 $\underline{\text{GROUP 1}}$. References related to solder balls or solder pads as terminals of a semiconductor package or chip carrier. These references have particular pertinence to this application (08/584,981), and may be found in the file thereof.

COPIES OF THESE REFERENCES ARE $\underline{\mathtt{NOT}}$ ENCLOSED HEREWITH, but will be provided upon request.

GROUP 2. References related to probing and/or testing semiconductor devices. These references have particular pertinence to this application and to commonly-owned, copending U. S. Patent Application No. 08/558,332.

COPIES OF THESE REFERENCES ARE ENCLOSED HEREWITH.

GROUP 3. References related to previously-cited patent references and miscellaneous references of interest.

COPIES OF THESE REFERENCES ARE <u>NOT</u> ENCLOSED HEREWITH, AND MAY BE FOUND IN THE FILE OF commonly-owned, copending U.S. Patent Application No. 08/340,144. Copies of these references will be provided upon request.

GROUP 4. References cited in PCT/US94/13373

COPIES OF THESE REFERENCES ARE <u>NOT</u> ENCLOSED HEREWITH, AND MAY BE FOUND IN THE FILE OF commonly-owned, copending U.S. Patent Application No. 08/340,144. Copies of these references will be provided upon request.

GROUP 5 References dealing with making connections to electronic components.

COPIES OF THESE REFERENCES ARE <u>NOT</u> ENCLOSED HEREWITH, AND MAY BE FOUND IN THE FILE OF commonly-owned, copending U.S. Patent Application No. 08/340,144. Copies of these references will be provided upon request.

U.S. Patent References:

5,435,482 Variot, et al.; 7/95 228/254
INTEGRATED CIRCUIT HAVING A COPLANAR SOLDER BALL CONTACT ARRAY

5,388,327 Trabucco; 2/95 29/830
FABRICATION OF A DISSOLVABLE FILM CARRIER CONTAINING CONDUCTIVE BUMP CONTACTS FOR PLACEMENT ON A SEMICONDUCTOR DEVICE PACKAGE

5,381,848 Trabucco; 1/95 164/102 CASTING OF RAISED BUMP CONTACTS ON A SUBSTRATE

5,241,133 Mullen, III et al.; 8/93 174/52.4 LEADLESS PAD ARRAY CHIP CARRIER

5,217,597 Moore, et al.; 6/93 205/123 SOLDER BUMP TRANSFER METHOD

5,136,366 Worp, et al.; 8/92 357/72
OVERMOLDED SEMICONDUCTOR PACKAGE WITH ANCHORING MEANS

5,134,462 Freyman, et al.; 7/92 357/74
FLEXIBLE FILM CHIP CARRIER HAVING A FLEXIBLE FILM SUBSTRATE
AND MEANS FOR MAINTAINING PLANARITY OF THE SUBSTRATE

5,077,633 Freyman, et al.; 12/91 361/403 GROUNDING AN ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER

5,006,673 Freyman, et al.; 4/91 174/255 FABRICATION OF PAD ARRAY CARRIERS FROM A UNIVERSAL INTERCONNECT STRUCTURE

4,700,473 Freyman, et al.; 10/87 29/846
METHOD OF MAKING AN ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER

4,700,276 Freyman, et al.; 10/87 361/403 ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER

4,408,218 Grabbe; 10/83 357/70
CERAMIC CHIP CARRIER WITH LEAD FRAME HAVING REMOVABLE RIM

4,195,193 Grabbe, et al.; 3/80 174/52 FP
LEAD FRAME AND CHIP CARRIER HOUSING

U.S. Patent References:

- 5,424,652 Hembree, et al.; 6/95 324/765
 METHOD AND APPARATUS FOR TESTING AN UNPACKAGED SEMICONDUCTOR DIE
- 5,422,574 Kister; 6/95 324/754

 LARGE SCALE PROTRUSION MEMBRANE FOR SEMICONDUCTOR DEVICES
 UNDER TEST WITH VERY HIGH PIN COUNTS
- 5,442,282 Rostoker, et al.; 8/95 324/158.1
 TESTING AND EXERCISING INDIVIDUAL UNSINGULATED DIES ON A WAFER
- 5,382,898 Subramanian; 1/95 324/754
 HIGH DENSITY PROBE CARD FOR TESTING ELECTRICAL CIRCUITS
- 5,378,982 Feigenbaum, et al.; 1/95 324/770
 TEST PROBE FOR PANEL HAVING AN OVERLYING PROTECTIVE MEMBER ADJACENT PANEL CONTACTS
- 5,339,027 Woith, et al.; 8/94 324/754
 RIGID-FLEX CIRCUITS WITH RAISED FEATURES AS IC TEST PROBES
- 5,331,203 <u>Wojnarowski, et al.; 7/94</u> <u>257/698</u> HIGH DENSITY INTERCONNECT STRUCTURE INCLUDING A CHAMBER
- 5,180,977 Huff; 1/93 324/158 P
 MEMBRANE PROBE CONTACT BUMP COMPLIANCY SYSTEM
- 5,066,907 Tarzwell, et al.; 11/91 324/158 P PROBE SYSTEM FOR DEVICE AND CIRCUIT TESTING
- 5,012,187 Littlebury; 4/91 324/158P METHOD FOR PARALLEL TESTING OF SEMICONDUCTOR DEVICES
- <u>4,837,622</u> Whann, et al.; 6/89 324/158 P
- <u>4,757,256</u> <u>Whann, et al.; 7/88</u> <u>324/158 P</u> HIGH DENSITY PROBE CARD
- 4,754,316 Reid; 6/88 357/68
 SOLID STATE INTERCONNECTION SYSTEM FOR THREE DIMENSIONAL INTEGRATED CIRCUIT STRUCTURES
- 4,161,692 Tarzwell; 7/79 324/158 P
 PROBE DEVICE FOR INTEGRATED CIRCUIT WAFERS
- 3,990,689 <u>Eklund, Sr.; 11/76</u> <u>269/21</u> ADJUSTABLE HOLDER ASSEMBLY FOR POSITIONING A VACUUM CHUCK

3,627,124 Hance; 12/71 209/45
METHOD FOR SEPARATING SELECTED ARTICLES FROM AN ARRAY

3,495.170 Biard, et al.; 2/70 324/62
METHOD FOR THE INDIRECT MEASUREMENT OF RESISTIVITIES AND IMPURITY CONCENTRATIONS IN A SEMICONDUCTOR BODY INCLUDING AN EPITAXIAL FILM

Foreign Patent References

DE 1,026,876 Publ. 3/58

JP 62-250650

JP 5-102280

US Patent References

5,453,583 Rostoker, et al.; 9/95 174/267
INTERIOR BOND PAD ARRANGEMENTS FOR ALLEVIATING THERMAL
STRESSES

5,448,106 Fujitsu; 9/95 257/668
THIN SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE ASSEMBLY

Non-Patent References

RELIABILITY OF μ BGA PACKAGING TECHNOLOGY, Faraji, et al.

BUMPED FLEX ON CHIP: A NOVEL APPROACH TO HIGH DENSITY CHIP PACKAGING , DiStefano

FLEX ON CHIP FOR HIGH DENSITY CHIP PACKAGING, Fjelstad and DiStefano

PERFORMANCE OF A NOVEL LAMINATED SUBSTRATE FOR MCM APPLICATIONS, Martinez, et al.

A NEW OPTION FOR MEETING THE CHALLENGE OF KNOWN GOOD DIE, DiStefano, et al.

NOVEL USES OF FLEXIBLE CIRCUIT TECHNOLOGY IN HIGH PERFORMANCE ELECTRONIC APPLICATIONS, Distefano and Fjelstad

MULTILAYER FLEXIBLE CIRCUIT TECHNOLOGY FOR HIGH PERFORMANCE ELECTRONICS, DiStefano, et al.

U.S. Patent References:

5,399,982 <u>Driller, et al; 3/95</u> <u>324/754</u> PRINTED CIRCUIT BOARD TESTING DEVICE WITH FOIL ADAPTER

5,218,292 Goto; 6/93 324/158 F APPARATUS FOR INSPECTING INTERNAL CIRCUIT OF SEMICONDUCTOR DEVICE

5,157,325 Murphy; 10/92 324/158 F
COMPACT, WIRELESS APPARATUS FOR ELECTRICALLY TESTING PRINTED
CIRCUIT BOARDS

Non-Patent References:

<u>PLATING MICRO BONDING USED FOR TAPE CARRIER PACKAGE</u>, Ando, et al., NIST, VLSI Packaging Workshop, October 11-13, 1993, one page.

MCM-TO-PRINTED WIRING BOARD (SECOND LEVEL) CONNECTION TECHNOLOGY OPTIONS, Knight, pp. 487-523.

For the Applicant,

Zerald E. Linden 30,282

(407) 382-7966

SIX.ID4